FF VII board and chip layout?

This is an archive of a topic from NESdev BBS, taken in mid-October 2019 before a server upgrade.
View original topic
FF VII board and chip layout?
by on (#180041)
Has anyone been able to map a board and chip set out yet for the FF VII nes rom demake yet? Ive been try to figure it for awhile now and im at a loss as to what eproms and board I need to get to sucessfully put this into cart form. Any help or info would be extremely appreciated.
Re: FF VII board and chip layout?
by on (#180044)
I think this is a question for the reproductions forum, not this one, but to answer your question, it is this mapper:
http://wiki.nesdev.com/w/index.php/INES_Mapper_163

I don't know if anyone makes a board like this other than the original company, though.
Re: FF VII board and chip layout?
by on (#180049)
There are two ways to proceed. One is to hack the game to use oversize BNROM (mapper 34) instead of mapper 163, using the Family BASIC circuit to decode the WRAM at $6000-$7FFF. The other is to implement mapper 163 in Verilog, put it on a CPLD, and make a board for that.
Re: FF VII board and chip layout?
by on (#180065)
rainwarrior wrote:
I think this is a question for the reproductions forum, not this one, but to answer your question, it is this mapper:
http://wiki.nesdev.com/w/index.php/INES_Mapper_163

I don't know if anyone makes a board like this other than the original company, though.

Sorry im new and wasnt sure where to put my question. Thank you the info and all those who have answered me. Very appreciated.